

DESIGN NOTES

Number 7 in a series from Linear Technology Corporation

February, 1988

DC Accurate Filter Eases PLL Design

Nello Sevastopoulos
Philip Karantzalis

The LTC1062 is a versatile, DC accurate, instrumentation lowpass filter with gain and phase that closely approximate a 5th order Butterworth filter. The LTC1062 is quite different from presently available lowpass switched capacitor filters because it uses an external (R, C) to isolate the IC from the input signal DC path, thus providing DC accuracy. The DC accurate output, pin 7 of Figure 1, is buffered by an internal op amp from the switched capacitor network. The output of the switched capacitor network drives the bottom of C1. The input and output appear across an external resistor and, the IC part of the overall filter handles only the AC path of the signal. A buffered output is also provided (Figure 1) and its maximum guaranteed offset voltage over temperature is 20mV. Typically the buffered output offset is 0-5mV and drift is $1\mu\text{V}/^\circ\text{C}$. The use of an input (R, C) also provides other advantages, such as lower noise and antialiasing.

With commercially available PLLs, the loop filter is designed by the user to optimize the loop performance. For a variety of applications, a 1st or 2nd order lowpass passive or active R, C filter will do the job. When minimum output jitter and good transient response are required simultaneously, the design of the loop filter becomes more sophisticated. For instance, a fast transient response implies wide filter bandwidth and a reduced VCO output jitter implies minimum ripple at the VCO input. This is achieved by high outband attenuation of the lowpass filter. The LTC1062 provides the above requirements as well as economy and cutoff frequency programmability to be used advantageously in PLL designs.

The circuit of Figure 2 illustrates the use of the LTC1062 as a loop filter. The power supplies for the circuit are a single 5V




Figure 1. 8Hz 5th Order Butterworth Lowpass Filter

for the PLL and $\pm 5\text{V}$ for the LTC1062. The CMOS PLL is a CD4046B. The LTC1062 can also be used with a single 5V with some additional level shifting (see AN20). Phase detector #2 drives a diode-resistor limiter combination to make the voltage at input R of the LTC1062 swing from one diode above ground to one diode below the 5V supply. Additionally, the two 5k resistors establish a maximum AC impedance to keep the LTC1062 in its operating region and to bias the VCO input at its mid point when phase detector #2 switches into a three-state mode.

An empirical design procedure for input frequencies less than 5kHz ($f_{\text{IN}} \leq 5\text{kHz}$, Figure 2) is illustrated below:

- Given the minimum input frequency value, the cutoff frequency, f_c , of the LTC1062 should be chosen as:

$$1/6 (f_{\text{IN(MIN)}}) \leq f_c \leq 1/4 (f_{\text{IN(MIN)}})$$

The internal (or external) clock frequency of the LTC1062 should be 150 to 250 times the desired cutoff frequency, f_c .

- The capacitor C_{OSC} setting the LTC1062's internal oscillator should be chosen by:

$$C_{\text{OSC}} = \left(\frac{130\text{kHz}}{250 \times f_c} - 1 \right) \times 33\text{pF}$$

By further decreasing the value of C_{OSC} , the internal clock frequency of the LTC1062 increases and the damping of the loop also increases.

- By letting the value of $C = 0.047\mu\text{F}$, the LTC1062 input resistor R should be:

$$R \approx \frac{5500\text{k}\Omega}{f_c (\text{Hz})}$$

Note: For this application, the loop filter is not required to be maximum flat and, therefore, the (R, C) values of the LTC1062 can be within $\pm 5\%$ tolerance.

To illustrate the performance difference between a lowpass passive R, C loop filter and the LTC1062, the circuit of Figure 2 was tested for a PLL with a 60Hz $\pm 10\%$ input fre-

